Performance Comparison of Binary LDPC Decoders and FPGA Implementation of Encoder
Abstract
Modern Communication standards deals with high and efficient data transmission and reception. LDPC codes show the error correction performance very close to Shannon?s limit. The proposed work deals with performance analysis of both hard and soft decoding methods of LDPC codes and FPGA implementation of encoder and hard decision decoding. Soft decision decoders shows very good performance for rate ? (8,4) codes.
Keywords Less Density Parity Check Matrix (LDPC), (Field Programmable array logic (FPGA), VHDL, BER(bit error rate).
Full Text
